The power consumption of LOCic encoder is 96.3 mW, totle chips LOCx2 is 842.5 mW.
• The ASIC uses a custom line code called LOCic [3] .
• Each frame consists of 128 bits, including 8-bit frame header, 112-bit payload and 8-bit frame trailer.
• The payload is scrambled before transmitted, whereas the frame header and the frame trailer are not scrambled.
• The overhead is 14.3% (= 16/112).
• 12-bit BCID information is embedded in the frame header • Write and read controllers are reset after each frame by input Frame signal which clears the potential errors caused by SEE.
• We need to calculate 8 CRC bits from 16 input bits and 8 previous result bits.
• The parallel CRC calculation, derived from the serial processing diagram, is too complicated to be shown as a diagram.
• In the parallel CRC calculation, each output bit is the XOR operation of up to 17 input bits or previous result bits. The implementation of such a 17-input XOR gate corresponds to a chain of 5 stages of 2-input XOR gates. The simulation indicates that it is marginal for the CRC calculation to operate at 320 MHz.
• A pipeline technique is used in the design. It takes two clock cycles to calculate the 8-bit CRC results for each 16-bit input data. In each frame period, it takes one more clock cycle to calculate CRC due to the pipeline operation than to scramble. Because the CRC code is attached after the scrambled data, the pipeline technique has no latency penalty. • The optical link on the transmitter side consists of a transmitter ASIC LOCx2 and a custom optical transmitter module MTx.
• LOCx2 is a two-channal transmitter ASIC. Each channel receives data from the upstream ADCs [2], encodes the data, and outputs them in serial at a speed of 5.12 Gbps. The transmitter ASIC is fabricated in a commercial 0.25-µm Silicon-on-Sapphire CMOS technology for radiation-tolerance.
• The latency budget of the optical link is 150 ns. The encoder and decoder are the major contributors of the latency of the optical links, and should be carefully designed to achieve low latency.
